

CLAIMS

What is claimed is:

- 1 1. A memory comprising:
2 a plurality of parallel, spaced-apart silicon lines disposed on an
3 oxide layer;
4 a plurality of parallel, spaced-apart conductive lines, generally
5 perpendicular to the silicon lines disposed on the oxide layer, the
6 conductive lines being non-continuous at intersections of the silicon lines,
7 each intersection forming a body region in the silicon line and a first gate
8 and a second gate on opposite sides of the body region formed from the
9 conductive lines, the gate being insulated from the body regions; and
10 the first gates being coupled to word lines in the memory, and the
11 second gates being coupled for biasing the body regions.
- 1 2. The memory defined by claim 1, wherein the body regions are
2 doped with a first conductivity type dopant, and the silicon lines between
3 the body regions forming source and drain regions which are doped with
4 a second conductivity type dopant, the drain regions being coupled to bit
5 lines in the memory.
- 1 3. The memory defined by claim 1, wherein the second gates in two
2 adjacent ones of the conductive lines are connected together in a first
3 overlying metal layer by a bridge, and wherein a plurality of such bridges
4 are connected together by a biasing line in a second overlying metal layer.

- 1 4. The memory defined by claim 2, wherein the source regions are
2 coupled to ground potential.
- 1 5. The memory defined by claim 4, wherein the biasing of the body
2 regions by the second gates comprises coupling the second gates to a
3 negative potential.
- 1 6. The memory defined by claim 1, wherein the conductive lines
2 comprise polysilicon.
- 1 7. The memory defined by claim 6, wherein spacers are disposed
2 along vertical sides of the conductive lines.
- 1 8. The memory defined by claim 1, including peripheral circuits
2 formed on a common substrate with the memory.
- 1 9. The memory defined by claim 2, wherein the first conductivity type
2 is p type and the second conductivity type is n type.
- 1 10. The memory defined by claim 1, wherein each body region
2 provides storage for charge for a memory cell, and wherein adjacent
3 memory cells share source regions, drain regions, first gates and second
4 gates.
- 1 11. A dynamic random access memory cell in a memory array
2 comprising:
3 a silicon member disposed on an insulative layer;

4 first and second spaced-apart, doped regions in the silicon member
5 defining a body region therebetween;
6 first and second gates formed on the insulative layer, the gates
7 being insulated from and being disposed on opposite sides of the body
8 region;
9 a word line coupled to the first gate;
10 a bit line coupled to one of the doped regions.

1 12. The cell defined by claim 11, wherein the gates comprise
2 polysilicon.

1 13. The cell defined by claim 12, including spacers formed on sides of
2 the gates.

1 14. The cell defined by claim 13, wherein the doped regions are n type
2 regions.

1 15. The cell defined by claim 14, wherein the second gate is coupled to
2 a source of biasing.

1 16. The cell defined by claim 15, wherein the biasing source provides a
2 negative potential to the second gate with respect to the other of the
3 doped regions.

1 17. A method of fabricating a memory comprising:
2 forming a plurality of generally parallel, spaced-apart silicon lines
3 on an insulative layer;

4 forming on the insulative layer, a plurality of generally parallel,
5 spaced-apart conductive lines perpendicular to the plurality of silicon
6 lines from a conductive material, such that the conductive lines are
7 interrupted when intersecting the silicon lines, the conductive lines
8 forming first and second gates on opposite sides of the silicon lines;
9 doping the silicon lines between the intersections so as to define
10 source and drain regions separated by body regions;
11 connecting the first gates to word lines; and
12 connecting the drain regions to bit lines.

1 18. The method defined by claim 17, wherein the formation of the
2 source and drain regions comprises, implanting the source and drain
3 regions with a first conductivity type dopant, forming spacers on the sides
4 of the conductive lines and again, doping the source and drain regions
5 with the first conductivity type dopant such that the spacers block
6 portions of the source and drain regions.

1 19. The method defined by claim 18, including the formation of a
2 salicide on the source and drain regions.

1 20. The method defined by claim 17, wherein the conductive material
2 comprises polysilicon.

1 21. The method defined by claim 17, including electrically pairing the
2 second gates with overlying metal bridges and first contacts which extend
3 between the second gates and the bridges.

1 22. The method defined by claim 21, including connecting the bridges
2 to metal lines overlying the bridges with second contacts extending from
3 approximately midway between ends of the bridges and the metal lines.

1 23. A memory comprising:
2 an array of cells, the cells having first gate contacts, second gate
3 contacts, source region contacts and drain region contacts;
4 overlying metal bridges connected between pairs of the second gate
5 contacts in an overlying metal layer; and
6 additional contacts contacting the bridges and connecting them to
7 lines in another overlying metal layer.

1 24. The memory defined by claim 23, wherein the first gate contacts are
2 connected to word lines in the array.

1 25. The memory defined by claim 24, wherein the drain region contacts
2 are connected to bit lines in the array.

1 26. A memory comprising:
2 an array of cells, the cells having first gate contacts, second gate
3 contacts, source region contacts and drain region contacts; and
4 the second gate contacts being coupled to lines in a first layer of
5 metalization, the source region contacts and first gate contacts being
6 coupled to lines in a second layer of metalization and the drain region
7 contacts being coupled to lines in a third layer of metalization.

1 27. The memory defined by claim 26, wherein wherein the lines in the
2 first and third layers of metalization are parallel to one another.

1 28. The memory defined by claim 27, wherein the lines in the second
2 layer of metalization are perpendicular to the lines in the first and third
3 layers of metalization.